Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - fpga dsp

Search list

[Other resource] TMS320C54x DSP 的cpu和外围设备

Description: 针对在FPGA中实现FIR滤波器的关键--乘法运算的高效实现进行了研究，给了了将乘法化为查表的DA算法，并采用这一算法设计了FIR滤波器。通过FPGA仿零点验证，证明了这一方法是可行和高效的，其实现的滤波器的性能优于用DSP和传统方法实现FIR滤波器。最后介绍整数的CSD表示和还处于研究阶段的根据FPGA实现的要求改进的最优表示。-view of the FPGA FIR filters achieve the key -- the multiplication Efficient Implementation of research, to the multiplication of the DA into Lookup algorithm, and using the algorithm design of the FIR filter. FPGA through imitation 0.1 certification proves that the method is feasible and efficient, achieve superior filter performance DSP and traditional FIR filter method. Finally, integral and said the CSD is still in the research stage on the basis of FPGA requirements of the optimal said.
Platform: | Size: 1424510 | Author: 呈一 | Hits:

[WEB Code] MicroMem.Oct05

Description: FPGA memory controllers improve DSP performance-FPGA DSP memory controllers improve perfo rmance
Platform: | Size: 453837 | Author: 黄名 | Hits:

[Other resource] 8051_CPLD_FPGA_DSP

Description: 8051、CPLD、FPGA、DSP 发展系统比较-8051, CPLD, FPGA, DSP development system comparison
Platform: | Size: 236269 | Author: wangxing | Hits:

[WEB Code] DSP+FPGA

Description: 基于DSP+FPGA的扩频接收机快捕技术，一片技术文章-DSP-based FPGA spreading fast catching receiver technology, a technology article
Platform: | Size: 303597 | Author: 高超 | Hits:

[Communication] FPGA

Description: SDRAM控制模块；图象采集系统说明性稳当；DSP图象采集系统。SDRAM作为存储器。
Platform: | Size: 179818 | Author: yan | Hits:

[Other resource] dfgf

Description: 《高速信号处理FPGA-DSP设计》PDF课件
Platform: | Size: 680544 | Author: 江汉 | Hits:

[Other resource] FFT-FPGA

Description: 16位定点FFT-DSP的FPGA实现，相关代码和实用说明
Platform: | Size: 3834691 | Author: 杨合 | Hits:

[Com Port] FPGA

Description: 本文介绍了一种新的使用串行通信进行DSP远程在线编程方法。对设计中的主要技术：DSP与PC机的串口通信、Flash编程以及DSP自引导等进行了详细介绍。结合TI公司的TMS320VC33处理器，阐述了具体的实现方法
Platform: | Size: 54543 | Author: roger | Hits:

[Other resource] two_d_dct_serial

Description: altera公司提供的适用于包涵DSP内核的FPGA的二维DCT变换源码，语言是：verilog 性能不错，不过资源消耗有点大，可以用来学习多项式变换的DCT算法-ALTERA companies covered in the application of FPGA DSP core 2D DCT source language is : Verilog performance is good, but a bit large consumption of resources can be used to transform learning polynomial algorithm DCT
Platform: | Size: 24588 | Author: 猪猪 | Hits:

[Documents] DSP硬件论文集

Description: DSP与点阵式LCD显示器的接口设计.caj 带有DSP芯片的新型实时数字图像处理系统.caj DSP体系结构在提高实时信号处理方面的作用.caj 用可再配置FPGA实现DSP功能.caj Windows环境下DSP的开发和语音分析工具SAC.caj 一种高速PC-DSP控制系统.caj
Platform: | Size: 1061320 | Author: yunfly80 | Hits:

[Technology Management] DSP&FPGA

Description: 基于FPGA和DSP的设计，很好的两个技术结合案例。
Platform: | Size: 134144 | Author: jason_u | Hits:

[DSP program] spi.asm

Description: DSP串口通讯程序实现两个DSP之间的串口通讯-DSP serial communication program between the two DSP serial communications
Platform: | Size: 5120 | Author: 机器人 | Hits:

[Other] xfer_function1

Description: matlab 数据处理 fpga 的sg 程序 类似于DSP的C语言程序 大家分享-they simply Matlab data processing procedures similar to the sg DSP C language program to share with you! !
Platform: | Size: 1024 | Author: 吴建飞 | Hits:

[VHDL-FPGA-Verilog] ACCx42_AvalonST_Input

Description: This module does pipelined accumulate operation with 42 bit int value, usually used in dsp, Proved in Altera Stratix FPGA devices
Platform: | Size: 2048 | Author: serg_86 | Hits:

[VHDL-FPGA-Verilog] Quadrature_MACx42_AvalonSt_Input v1.0

Description: This module does Complex MAC based on Altera Stratix 2 DSP Blocks.
Platform: | Size: 87040 | Author: serg_86 | Hits:

[VHDL-FPGA-Verilog] DSP48E1_ComplexMul

Description: This module does Complex multiplication based on Xilinx DSP48E1 dsp block. Proved on xilinx Virtex 6 Devices
Platform: | Size: 664576 | Author: serg_86 | Hits:

[Other] 使用 EMIF 将 Xilinx FPGA 与 TI DSP 平台接口

Description: 使用 EMIF 将 Xilinx FPGA 与 TI DSP 平台接口(D:\bootstrap\ce8c548c2a73a823101bfd000ce9d9e3)
Platform: | Size: 669696 | Author: xxyyzz0 | Hits:

[VHDL-FPGA-Verilog] DSP+FPGA步进电机开发板资料

Description: DspMotor里是dsp步进驱动源码。环境 ccs3.3 ；.FpgaMotorControl是fpga光栅尺采集源码。环境 ISE10.1(DspMotor is the DSP stepping drive source. Environment CCS3.3;.FpgaMotorControl is the source of FPGA grating ruler. Environment ISE10.1)
Platform: | Size: 15088640 | Author: jie_ | Hits:

[VHDL-FPGA-Verilog] ug331 Spartan-3 系列 FPGA 中文用户指南

Description: 官方手册ug331的中文版 本用户指南为客户使用 Spartan?-3 FPGA 系列各平台 （Spartan-3、Spartan-3E、 Spartan-3A、Spartan-3AN 和 Spartan-3A DSP FPGA 平台）的架构功能提供指导。本文 综合了各平台的技术文档，以便于了解其中异同，同时减少多种资料来源的内容重复。这些平台是新设计的补充解决方案。(ug331 Spartan-3 Generation FPGA User Guide)
Platform: | Size: 6210560 | Author: xtp1230 | Hits:

[VHDL-FPGA-Verilog] 基于DSP和FPGA的通用数字信号处理系统设计

Description: 利用DSP配合FPGA为硬件架构，以DSP为数据处理核心，通过FPGA对USB、ADC和DAC等外围设备进行控制，并可实现频谱分析、数字滤波器等数字信号处理算法。(With DSP and FPGA as the hardware architecture and DSP as the data processing core, the peripheral devices such as USB, ADC and DAC are controlled by FPGA, and the digital signal processing algorithms such as spectrum analysis and digital filter can be realized.)
Platform: | Size: 688128 | Author: 小冰2 | Hits:
« 1 2 3 4 5 67 8 9 10 11 ... 26 »

CodeBus www.codebus.net